SV2D-32

Quick Overview

Direct Attach SerDes Test Module

Call For Availability

More Information
name	SV2D-32
Description	Direct Attach SerDes Test Module
Series	SV2C Series
Max Data Rate	32 Gbps
Min Data Rate	19.6 Gbps
Tx Channels	8
Rx Channels	8
Clock Inputs	1
Equalization & Clock Recovery	Analog CDR
Pattern Capability	Per channel PRBS polynomials 5-31, arbitrary user patterns, nested pattern sequencer loops
User Programmable Pattern Memory	Per channel PRBS polynomials 5-31, arbitrary user patterns, nested pattern sequencer loops
Configuration	Instrument & Software

Features

True parallel bit-error-rate measurement across 8 lanes at up to 28.05 Gbps per lane

Fully-synthesized integrated jitter injection on all lanes

Programmable output voltage for receiver stress test applications

Flexible pre-emphasis and equalization

Flexible loopback support per lane

Hardware clock recovery per lane

State of the art programming environment based on the highly intuitive Python language

Reconfigurable, protocol customization (on request)

Applications

Parallel PHY validation of serial bus standards

Interface tests of electrical/optical media

At-speed production tests